[oe-commits] [openembedded-core] 11/21: site/risc-v: Cache common variables to build libIDL
git at git.openembedded.org
git at git.openembedded.org
Sun Mar 25 08:41:51 UTC 2018
This is an automated email from the git hooks/post-receive script.
rpurdie pushed a commit to branch master
in repository openembedded-core.
commit 7a0e456d9dcfe9d9d9a0dbd24a6083c8d40516ff
Author: Khem Raj <raj.khem at gmail.com>
AuthorDate: Tue Mar 20 09:56:40 2018 -0700
site/risc-v: Cache common variables to build libIDL
These variables force runtime tests during configure
they are already cached for other architectures
Signed-off-by: Khem Raj <raj.khem at gmail.com>
Signed-off-by: Ross Burton <ross.burton at intel.com>
---
meta/site/riscv32-linux | 5 +++++
meta/site/riscv64-linux | 5 +++++
2 files changed, 10 insertions(+)
diff --git a/meta/site/riscv32-linux b/meta/site/riscv32-linux
index 138aeb0..97de628 100644
--- a/meta/site/riscv32-linux
+++ b/meta/site/riscv32-linux
@@ -1,3 +1,8 @@
+# general
+ac_cv_alignof_guint32=4
+ac_cv_alignof_guint64=8
+ac_cv_alignof_unsigned_long=4
+
# glib-2.0
glib_cv_stack_grows=${glib_cv_stack_grows=no}
glib_cv_uscore=${glib_cv_uscore=no}
diff --git a/meta/site/riscv64-linux b/meta/site/riscv64-linux
index 138aeb0..38bc5f0 100644
--- a/meta/site/riscv64-linux
+++ b/meta/site/riscv64-linux
@@ -1,3 +1,8 @@
+# general
+ac_cv_alignof_guint32=4
+ac_cv_alignof_guint64=8
+ac_cv_alignof_unsigned_long=8
+
# glib-2.0
glib_cv_stack_grows=${glib_cv_stack_grows=no}
glib_cv_uscore=${glib_cv_uscore=no}
--
To stop receiving notification emails like this one, please contact
the administrator of this repository.
More information about the Openembedded-commits
mailing list