[OE-core] [PATCH] x264: add textrel to INSANE_SKIP for cyclone5 machine
Burton, Ross
ross.burton at intel.com
Wed Sep 14 23:11:04 UTC 2016
On 12 September 2016 at 07:13, Sujith H <sujith.h at gmail.com> wrote:
> +# PIC can't be enabled for 32-bit x86 and cyclone5
> INSANE_SKIP_${PN}_append_x86 = " textrel"
> +INSANE_SKIP_${PN}_append_cyclone5 = " textrel"
>
Can this be generalised or is it absolutely specific to cyclone5? If it
can't be generalised then I feel that this should belong in the cyclone5
BSP.
Ross
-------------- next part --------------
An HTML attachment was scrubbed...
URL: <http://lists.openembedded.org/pipermail/openembedded-core/attachments/20160915/3880d89f/attachment-0002.html>
More information about the Openembedded-core
mailing list