[OE-core] [PATCH 0/4] Recipes for Open Source Verilog and Lattice iCE40 FPGAs tools

Alistair Francis alistair23 at gmail.com
Tue Sep 12 23:41:44 UTC 2017


On Tue, Sep 12, 2017 at 3:56 PM, Trevor Woerner <twoerner at gmail.com> wrote:
> Nathan, this is awesome!
>
> (haven't tested it yet, but it's great to see this effort!!)
>
> On Mon, Sep 11, 2017 at 1:58 AM, Burton, Ross <ross.burton at intel.com> wrote:
>> On 10 September 2017 at 14:14, Nathan Rossi <nathan at nathanrossi.com> wrote:
>>>
>>> Please note whilst this series is sent for oe-core it may be better
>>> located in another layer? (e.g. meta-oe). However since the recipes and
>>> the tools they build are not specific to a single BSP it did not make
>>> sense to keep in a BSP specific layer.
>>
>>
>> Sounds like a dedicated FPGA layer would be ideal.
>
> We already have meta-xilinx (and friends) and meta-altera, looks like
> a meta-lattice is in order?

For open tools like these I think a meta-fpga layer makes sense.
Hopefully then others can build off it.

Thanks,
Alistair

> --
> _______________________________________________
> Openembedded-core mailing list
> Openembedded-core at lists.openembedded.org
> http://lists.openembedded.org/mailman/listinfo/openembedded-core



More information about the Openembedded-core mailing list