[oe] state of PXA270 xscale support in HEAD
Cliff Brake
cliff.brake at gmail.com
Sat Jan 19 19:42:38 UTC 2008
Hello,
I used openocd successfully in the past with SVN r180 talking to PXA270 cpus.
With the current tip, this is what I get when I run "flash probe 0":
grumpy ~ # openocd
Info: openocd.c:93 main(): Open On-Chip Debugger 1.0
(2008-01-19-11:05) svn:259
Info: openocd.c:94 main(): $URL:
svn://svn.berlios.de/openocd/trunk/src/openocd.c $
Info: jtag.c:1289 jtag_examine_chain(): JTAG device found:
0x49265013 (Manufacturer: 0x009, Part: 0x9265, Version: 0x4)
Warning: xscale.c:1195 xscale_halt(): target was already halted
Info: server.c:67 add_connection(): accepted 'telnet' connection from 0
Warning: jtag.c:1117 jtag_check_value(): value captured during scan
didn't pass the requested check: captured: 0x00 check_value: 0x04
check_mask: 0x07
Warning: jtag.c:1062 jtag_read_buffer(): in_handler reported a failed check
Error: xscale.c:567 xscale_write_rx(): JTAG error while writing RX
I did try r180 again just to make sure and it runs "flash probe 0" just fine.
Thanks,
Cliff
Config file:
# config for Intel PXA270
# not, as of 2007-06-22, openocd only works with the
# libftd2xx library from ftdi. libftdi does not work.
telnet_port 3333
gdb_port 4444
interface ft2232
ft2232_layout olimex-jtag
ft2232_vid_pid 0x15BA 0x0003
ft2232_device_desc "Olimex OpenOCD JTAG"
jtag_speed 0
# set jtag_nsrst_delay to the delay introduced by your reset circuit
# the rest of the needed delays are built into the openocd program
jtag_nsrst_delay 300
# set the jtag_ntrst_delay to the delay introduced by a reset circuit
# the rest of the needed delays are built into the openocd program
jtag_ntrst_delay 0
#use combined on interfaces or targets that can't set TRST/SRST separately
reset_config trst_and_srst separate
#jtag scan chain
#format L IRC IRCM IDCODE (Length, IR Capture, IR Capture Mask, IDCODE)
jtag_device 7 0x1 0x7f 0x7e
#target configuration
daemon_startup reset
target xscale little reset_halt 0 pxa27x
# maps to PXA internal RAM. If you are using a PXA255
# you must initialize SDRAM or leave this option off
working_area 0 0x5c000000 0x10000 nobackup
run_and_halt_time 0 30
#flash bank <driver> <base> <size> <chip_width> <bus_width>
# works for P30 flash
flash bank cfi 0x00000000 0x1000000 2 4 0
--
=======================
Cliff Brake
http://bec-systems.com
More information about the Openembedded-devel
mailing list